Samsung S5PC110 Manual page 1729

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
10.3.6.61 Rx Related Register (CEC_ RX_STATUS_2, R, Address = 0xE1B0_00E0)
CEC_RX_STATUS_2
Rx_Waiting
Rx_Receiving_Start_Bit
Rx_Receiving_Hdr_Blk
Rx_Receiving_Data_Blk
-
Bit
[7]
Specifies the CEC Rx waiting flag bit.
0 = Rx is in other state
1 = CEC Rx waits for a message
[6]
Specifies the CEC Rx start bit receiving flag bit.
0 = Rx is in other state
1 = CEC Rx receives a start bit
[5]
Specifies the CEC Rx header block receiving flag bit.
0 = Rx is in other state
1 = CEC Rx receives a header block
[4]
Specifies the CEC Rx data block receiving flag bit.
0 = Rx is in other state
1 = CEC Rx receives data blocks
[3:0]
Reserved
10 9BHIGH-DEFINITION MULTIMEDIA INTERFACE
Description
Initial State
0
0
0
0
4b0000
10-120

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents