Samsung S5PC110 Manual page 2035

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
(VDDINT = 1.1V ± 5%, TA = -25 to 85°C, VDDext = 1.8V ± 10%, load = 15pF)
Parameter
SPI MOSI Master Output Delay time
SPI MISO Master Input Setup time
(FB_CLK_SEL = 00)
SPI MISO Master Input Setup time
(FB_CLK_SEL = 01)
SPI MISO Master Input Setup time
(FB_CLK_SEL = 10)
SPI MISO Master Input Setup time
Ch 0
(FB_CLK_SEL = 11)
SPI MISO Master Input Hold time
SPI MOSI Slave Input Setup time
SPI MOSI Slave Input Hold time
SPI MISO Slave Output Delay time
SPI nSS Master Output Delay time
SPI nSS Slave Input Setup time
SPI MOSI Master Output Delay time
SPI MISO Master Input Setup time
(FB_CLK_SEL = 00)
SPI MISO Master Input Setup time
(FB_CLK_SEL = 01)
SPI MISO Master Input Setup time
(FB_CLK_SEL = 10)
SPI MISO Master Input Setup time
Ch 1
(FB_CLK_SEL = 11)
SPI MISO Master Input Hold time
SPI MOSI Slave Input Setup time
SPI MOSI Slave Input Hold time
SPI MISO Slave Output Delay time
SPI nSS Master Output Delay time
SPI nSS Slave Input Setup time
NOTE: SPICLKout = 50MHz
t
= 12 - (cycle period / 4) x FB_CLK_SEL
SPIMIS,CH0
t
= 13 - (cycle period / 4) x FB_CLK_SEL
SPIMIS,CH1
Table 1-16 SPI Interface Transmit/ Receive Timing Constants
Symbol
Minimum
t
-
SPIMOD
12
7
t
SPIMIS
2
-3
t
5
SPIMIH
t
2
SPISIS
t
5
SPISIH
t
-
SPISOD
t
7
SPICSSD
t
5
SPICSSS
t
-
SPIMOD
13
8
t
SPIMIS
3
-2
t
5
SPIMIH
t
3
SPISIS
t
5
SPISIH
t
-
SPISOD
t
7
SPICSSD
t
5
SPICSSS
1 ELECTRICAL DATA
Typical
Maximum
-
5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
17
-
-
-
-
-
4
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
18
-
-
-
-
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1-28

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents