Renesas H8S/2111B Hardware Manual page 327

Bit single-chip microcomputer h8s family / h8s/2100 series
Table of Contents

Advertisement

Bit
Bit Name
1
IRIC
Note:
*
Only 0 can be written, to clear the flag.
2
When, with the I
C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags
must be checked in order to identify the source that set IRIC to 1. Although each source has a
corresponding flag, caution is needed at the end of a transfer.
When the ICDRE or ICDRF flag is set, the IRTR flag may or may not be set. The IRTR flag is not
set at the end of a data transfer up to detection of a retransmission start condition or stop condition
after a slave address (SVA) or general call address match in I
Tables 13.4 and 13.5 show the relationship between the flags and the transfer states.
Initial
Value
R/W
0
R/(W)*
Description
Clocked synchronous serial format mode:
At the end of data transfer (rise of the 8th
transmit/receive)
When a start condition is detected
When the ICDRE or ICDRF flag is set to 1 in any
operating mode:
When a start condition is detected in transmit mode
(when a start condition is detected in transmit mode
and the ICDRE flag is set to 1)
When data is transferred among ICDR and buffer
(when data is transferred from ICDRT to ICDRS in
transmit mode and the ICDRE flag is set to 1, or
when data is transferred from ICDRS to ICDRR in
receive mode and the ICDRF flag is set to 1)
[Clearing conditions]
When 0 is written in IRIC after reading IRIC = 1
2
C bus format slave mode.
Rev. 1.00, 05/04, page 293 of 544

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2111b

Table of Contents