Figure 15.5 Power-Down State Termination Timing - Renesas H8S/2111B Hardware Manual

Bit single-chip microcomputer h8s family / h8s/2100 series
Table of Contents

Advertisement

Figure 15.5 shows the timing of the LPCPD and LRESET signals.
LCLK
LPCPD
LAD3–LAD0
LFRAME
LRESET
Rev. 1.00, 05/04, page 404 of 544
At least 30 µs

Figure 15.5 Power-Down State Termination Timing

At least 100 µs
At least 60 µs

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2111b

Table of Contents