Figure 13.14 Sample Flowchart For Operations In Master Receive Mode (Receiving A Single Byte) (Wait = 1) - Renesas H8S/2111B Hardware Manual

Bit single-chip microcomputer h8s family / h8s/2100 series
Table of Contents

Advertisement

No
No
Figure 13.14 Sample Flowchart for Operations in Master Receive Mode
Rev. 1.00, 05/04, page 318 of 544
Slave receive mode
Set TRS = 0 in ICCR
Set ACKB = 0 in ICSR
Set HNDS = 0 in ICXR
Clear IRIC flag in ICCR
Set WAIT = 0 in ICMR
Read ICDR
Read IRIC flag in ICCR
IRIC = 1?
Yes
Set ACKB = 1 in ICSR
Set TRS = 1 in ICCR
Clear IRIC flag in ICCR
Read IRIC flag in ICCR
IRIC = 1?
Yes
Set WAIT = 0 in ICMR
Clear IRIC flag in ICCR
Read ICDR
Set BBSY = 0 and
SCP = 0 in ICCR
End
(receiving a single byte) (WAIT = 1)
[1] Select receive mode.
[2] Start receiving. The first read
is a dummy read.
[3] Wait for a receive wait
(Set IRIC at the fall of the 8th clock)
[7] Set acknowledge data for
the last reception.
[9] Set TRS for stop condition issuance
[11] Clear IRIC flag.
(to end the wait insertion)
[12] Wait for 1 byte to be received.
(Set IRIC at the rise of the 9th clock)
[15] Clear wait mode.
Clear IRIC flag.
(IRIC flag should be cleared to 0
after setting WAIT = 0.)
[16] Read the last receive data
[17] Generate stop condition

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2111b

Table of Contents