Renesas H8S/2111B Hardware Manual page 562

Bit single-chip microcomputer h8s family / h8s/2100 series
Table of Contents

Advertisement

Item
Erase
Wait time after
SWE-bit setting*
Wait time after
ESU-bit setting*
Wait time after
E-bit setting*
Wait time after
E-bit clear*
Wait time after
ESU-bit clear*
Wait time after
EV-bit setting*
Wait time after
dummy write*
Wait time after
EV-bit clear*
Wait time after
SWE-bit clear*
Maximum erase
count*
Notes: 1.
Set the times according to the program/erase algorithms.
2. Programming time per 128 bytes (Shows the total period for which the P-bit in FLMCR1
is set. It does not include the programming verification time.)
3. Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does
not include the erase verification time.)
4. Maximum programming time (t
t
(max)
P
+ wait time after P-bit setting (z2) × ((N) – 6)
5. The maximum number of writes (N) should be set according to the actual set value of
z1, z2 and z3 to allow programming within the maximum programming time (t
The wait time after P-bit setting (z1, z2, and z3) should be alternated according to the
number of writes (n) as follows:
1 ≤ n ≤ 6
7 ≤ n ≤ 1000
6. Maximum erase time (t
(max) = Wait time after E-bit setting (z) × maximum erase count (N)
t
E
7. The maximum number of erases (N) should be set according to the actual set value of z
to allow erasing within the maximum erase time (t
Rev. 1.00, 05/04, page 528 of 544
Symbol
x
1
y
1
z
1
6
, *
α
1
β
1
γ
1
ε
1
η
1
θ
1
N
1
6
7
, *
, *
P
= (wait time after P-bit setting (z1) + (z3)) × 6
z1 = 30µs, z3 = 10µs
z2 = 200µs
(max))
E
Min.
Typ.
1
100
10
10
10
20
2
4
100
(max))
(max)).
E
Test
Max.
Unit
Conditions
µs
µs
100
ms
µs
µs
µs
µs
µs
µs
120
times
(max)).
P

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2111b

Table of Contents