Table of Contents
Advertisement
Register Name
2
I
C bus mode register_0
Slave address register_0
A/D data register AH
A/D data register AL
A/D data register BH
A/D data register BL
A/D data register CH
A/D data register CL
A/D data register DH
A/D data register DL
A/D control/status register
A/D control register
Timer control/status register_1
Timer counter_1
Timer counter_1
Timer control register_X
Timer control register_Y
Keyboard matrix interrupt register 6
Timer control/status register_X
Timer control/status register_Y
Pull-up MOS control register
Input capture register R
Time constant register A_Y
Keyboard matrix interrupt register A
Number
Abbreviation
of Bits
ICMR_0
8
SAR_0
8
ADDRAH
8
ADDRAL
8
ADDRBH
8
ADDRBL
8
ADDRCH
8
ADDRCL
8
ADDRDH
8
ADDRDL
8
ADCSR
8
ADCR
8
TCSR_1
8
TCNT_1
8
TCNT_1
8
TCR_X
8
TCR_Y
8
KMIMR
8
TCSR_X
8
TCSR_Y
8
KMPCR
8
TICRR
8
TCORA_Y
8
KMIMRA
8
Address
Module
H'FFDF
IIC_0
H'FFDF
IIC_0
H'FFE0
A/D
converter
H'FFE1
A/D
converter
H'FFE2
A/D
converter
H'FFE3
A/D
converter
H'FFE4
A/D
converter
H'FFE5
A/D
converter
H'FFE6
A/D
converter
H'FFE7
A/D
converter
H'FFE8
A/D
converter
H'FFE9
A/D
converter
H'FFEA
WDT_1
H'FFEA
WDT_1
(write)
H'FFEB
WDT_1
(read)
H'FFF0
TMR_X
H'FFF0
TMR_Y
H'FFF1
INT
H'FFF1
TMR_X
H'FFF1
TMR_Y
H'FFF2
PORT
H'FFF2
TMR_X
H'FFF2
TMR_Y
H'FFF3
INT
Rev. 1.00, 05/04, page 487 of 544
Number
Data
of
Bus
Access
Width
States
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
8
2
16
2
16
2
8
2
16
2
16
2
8
2
16
2
16
2
8
2
Advertisement
Table of Contents
