Table of Contents
Advertisement
5.6.3
Interrupt Exception Handling Sequence
Figure 5.7 shows the interrupt exception handling sequence. The example shown is for the case
where interrupt control mode 0 is set in advanced mode, and the program area and stack area are
in on-chip memory.
Figure 5.7 Interrupt Exception Handling
Rev. 1.00, 05/04, page 85 of 544
Advertisement
Table of Contents
