Renesas H8S/2111B Hardware Manual page 422

Bit single-chip microcomputer h8s family / h8s/2100 series
Table of Contents

Advertisement

Bit
Bit Name
4
SMIE3B
3
SMIE3A
Rev. 1.00, 05/04, page 388 of 544
R/W
Initial
Value Slave Host Description
0
R/W
0
R/W
Host SMI Interrupt Enable 3B
Enables or disables a host SMI interrupt request when
OBF3B is set by a TWR15 write.
0: Host SMI interrupt request by OBF3B and SMIE3B is
disabled
[Clearing conditions]
Writing 0 to SMIE3B
LPC hardware reset, LPC software reset
Clearing OBF3B to 0 (when IEDIR = 0)
1: [When IEDIR = 0]
Host SMI interrupt request by setting OBF3B to 1 is
enabled
[When IEDIR = 1]
Host SMI interrupt is requested
[Setting condition]
Writing 1 after reading SMIE3B = 0
Host SMI Interrupt Enable 3A
Enables or disables a host SMI interrupt request when
OBF3A is set by an ODR3 write.
0: Host SMI interrupt request by OBF3A and SMIE3A is
disabled
[Clearing conditions]
Writing 0 to SMIE3A
LPC hardware reset, LPC software reset
Clearing OBF3A to 0 (when IEDIR = 0)
1: [When IEDIR = 0]
Host SMI interrupt request by setting OBF3A to 1 is
enabled
[When IEDIR = 1]
Host SMI interrupt is requested
[Setting condition]
Writing 1 after reading SMIE3A = 0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2111b

Table of Contents