Figure 13.7 Sample Flowchart For Operations In Master Transmit Mode - Renesas H8S/2111B Hardware Manual

Bit single-chip microcomputer h8s family / h8s/2100 series
Table of Contents

Advertisement

No
No
No
No
No

Figure 13.7 Sample Flowchart for Operations in Master Transmit Mode

Rev. 1.00, 05/04, page 310 of 544
Start
Initialize IIC
Read BBSY flag in ICCR
BBSY = 0?
Yes
Set MST = 1 and
TRS = 1 in ICCR
Set BBSY =1 and
SCP = 0 in ICCR
Read IRIC flag in ICCR
IRIC = 1?
Yes
Write transmit data in ICDR
Clear IRIC flag in ICCR
Read IRIC flag in ICCR
IRIC = 1?
Yes
Read ACKB bit in ICSR
ACKB = 0?
Yes
Transmit mode?
Yes
Write transmit data in ICDR
Clear IRIC flag in ICCR
Read IRIC flag in ICCR
IRIC = 1?
Yes
Read ACKB bit in ICSR
End of transmission?
or ACKB = 1?
Yes
Clear IRIC flag in ICCR
Set BBSY = 0 and
SCP = 0 in ICCR
End
[1] Initialization
[2] Test the status of the SCL and SDA lines.
[3] Select master transmit mode.
[4] Start condition issuance
[5] Wait for a start condition generation
[6] Set transmit data for the first byte
(slave address + R/W).
(After writing to ICDR, clear IRIC flag
continuously.)
[7] Wait for 1 byte to be transmitted.
[8] Test the acknowledge bit
transferred from the slave device.
No
No
Master receive mode
[9] Set transmit data for the second and
subsequent bytes.
(After writing to ICDR, clear IRIC flag
continuously.)
[10] Wait for 1 byte to be transmitted.
[11] Determine end of tranfer
[12] Stop condition issuance

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2111b

Table of Contents