Delta ASD-A2 Series User Manual page 292

Table of Contents

Advertisement

ASDA-A2
Note: When the source of external pulse is from the high-speed differential signal
If the user uses 2~4 MHz input pulse, it is suggested to set the filter value to 4.
Please note that the applicable version is: DSP version 1.036 sub05 and CPLD
version above 10.
Note: When the signal is the high-speed pulse specification of 4 Mpps and the
settings value of the filter is 4, then pulse will not be filtered.
Logic Type
Logic
AB phase
0
Revision February, 2017
and the setting value is 0 (the high-speed filter frequency is 3.33Mpps at the
moment), then:
Pulse
Type
A Pulse Phase Lead
pulse
CW and
CCW
pulse
High-speed and Low-speed pulse input
Forward
Chapter 8 Parameters
Reverse
A Pulse Phase Lag
8-41

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents