Analog-to-digital converter (ADC)
Analog watchdog 2 status bit is set
Analog watchdog 3 status bit is set
Channel Configuration Ready
End of sampling phase
Overrun
464/1306
Table 97. ADC interrupts (continued)
Interrupt event
RM0461 Rev 5
Event flag
Enable control bit
AWD2
AWD2IE
AWD3
AWD3IE
CCRDY
CCRDYIE
EOSMP
EOSMPIE
OVR
OVRIE
RM0461
Need help?
Do you have a question about the STM32WLEx and is the answer not in the manual?