Table 66. Dma1 And Dma2 Implementation - STMicroelectronics STM32WLEx Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

Direct memory access controller (DMA)
11.3
DMA implementation
11.3.1
DMA1 and DMA2
DMA1 and DMA2 are implemented with the hardware configuration parameters shown
in
Table
66.
Number of channels
11.3.2
DMA request mapping
The DMA controller is connected to DMA requests from the AHB/APB peripherals through
the DMAMUX peripheral.
For the mapping of the different requests, refer to the
implementation.
360/1306

Table 66. DMA1 and DMA2 implementation

Feature
RM0461 Rev 5
DMA1
7
Section 12.3: DMAMUX
RM0461
DMA2
7

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WLEx and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents