RM0461
Bits 31:8 Reserved, must be kept at reset value.
Bit 7 ITAMP8NOER: Internal Tamper 8 no erase
Bit 6 Reserved, must be kept at reset value.
Bit 5 ITAMP6NOER: Internal Tamper 6 no erase
Bit 4 ITAMP5NOER: Internal Tamper 5 no erase
Bit 3 Reserved, must be kept at reset value.
Bit 2 ITAMP3NOER: Internal Tamper 3 no erase
Bit 1 Reserved, must be kept at reset value.
Bit 0 Reserved, must be kept at reset value.
1. and the device secrets erased by tamp_erase signal (refer to
31.6.4
TAMP filter control register (TAMP_FLTCR)
Address offset: 0x0C
Backup domain reset value: 0x0000 0000
System reset: not affected
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:8 Reserved, must be kept at reset value.
Bit 7 TAMPPUDIS: TAMP_INx pull-up disable
0: Internal Tamper 8 event erases the backup registers.
1: Internal Tamper 8 event does not erase the backup registers
0: Internal Tamper 6 event erases the backup registers.
1: Internal Tamper 6 event does not erase the backup registers
0: Internal Tamper 5 event erases the backup registers.
1: Internal Tamper 5 event does not erase the backup registers
0: Internal Tamper 3 event erases the backup registers.
1: Internal Tamper 3 event does not erase the backup registers
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
This bit determines if each of the TAMPx pins are precharged before each sample.
0: Precharge TAMP_INx pins before sampling (enable internal pull-up)
1: Disable precharge of TAMP_INx pins.
Tamper and backup registers (TAMP)
Table 206: TAMP
interconnection).
24
23
22
Res.
Res.
Res.
8
7
6
TAMP
TAMPPRCH
Res.
PUDIS
[1:0]
rw
rw
RM0461 Rev 5
(1)
.
(1)
.
(1)
.
(1)
.
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
TAMPFLT
[1:0]
rw
rw
rw
rw
17
16
Res.
Res.
1
0
TAMPFREQ
[2:0]
rw
rw
939/1306
946
Need help?
Do you have a question about the STM32WLEx and is the answer not in the manual?