STMicroelectronics STM32WLEx Reference Manual page 377

RM0461
Bit 4 DIR: data transfer direction
This bit must be set only in memory-to-peripheral and peripheral-to-memory modes.
0: read from peripheral
1: read from memory
Note: This bit is set and cleared by software (privileged software if the channel is in privileged
Bit 3 TEIE: transfer error interrupt enable
0: disabled
1: enabled
Note: This bit is set and cleared by software (privileged software if the channel is in privileged
Bit 2 HTIE: half transfer interrupt enable
0: disabled
1: enabled
Note: This bit is set and cleared by software (privileged software if the channel is in privileged
Bit 1 TCIE: transfer complete interrupt enable
0: disabled
1: enabled
Note: This bit is set and cleared by software (privileged software if the channel is in privileged
Bit 0 EN: channel enable
When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again
by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by
setting the CTEIFx bit of the DMA_IFCR register).
0: disabled
1: enabled
Note: This bit is set and cleared by software (privileged software if the channel is in privileged
– Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register.
This is still valid in a memory-to-memory mode.
– Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx
register. This is still valid in a peripheral-to-peripheral mode.
– Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx
register. This is still valid in a memory-to-memory mode.
– Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register.
This is still valid in a peripheral-to-peripheral mode.
mode).
It must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN = 1).
mode).
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN = 1).
mode).
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN = 1).
mode).
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN = 1).
mode)
Direct memory access controller (DMA)
RM0461 Rev 5 377/1306
381