RM0461
Table 176. TIM16/TIM17 register map and reset values (continued)
Register
Offset
name
TIMx_RCR
0x30
Reset value
TIMx_CCR1
0x34
Reset value
TIMx_BDTR
0x44
Reset value
TIMx_DCR
0x48
Reset value
TIMx_DMAR
0x4C
Reset value
TIM16_OR1
0x50
Reset value
TIM17_OR1
0x50
Reset value
TIM16_AF1
0x60
Reset value
TIM17_AF1
0x60
Reset value
TIM16_TISEL
0x68
Reset value
TIM17_TISEL
0x68
Reset value
Refer to
0
0
Section 2.4 on page 62
General-purpose timers (TIM16/TIM17)
0
0
0
0
0
0
for the register boundary addresses.
RM0461 Rev 5
0
0
0
CCR1[15:0]
0
0
0
0
0
0
0
0
0
LOC
K
[1:0]
0
0
0
0
0
0
0
0
0
DBL[4:0]
0
0
0
0
0
DMAB[15:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
REP[7:0]
0
0
0
0
0
0
0
0
0
0
DTG[7:0]
0
0
0
0
0
DBA[4:0]
0
0
0
0
0
0
0
0
0
0
TI1_
RMP
[1:0]
0
0
TI1_
RMP
[1:0]
0
0
0
0
1
0
0
1
TI1SEL[3:0]
0
0
0
0
TI1SEL[3:0]
0
0
0
0
841/1306
841
Need help?
Do you have a question about the STM32WLEx and is the answer not in the manual?
Questions and answers