Table 173. Tim2 Register Map And Reset Values - STMicroelectronics STM32WLEx Reference Manual

RM0461
24.4.25 TIMx register map
TIMx registers are mapped as described in the table below:
Register
Offset
name
TIMx_CR1
0x00
Reset value
TIMx_CR2
0x04
Reset value
TIMx_SMCR
0x08
Reset value
TIMx_DIER
0x0C
Reset value
TIMx_SR
0x10
Reset value
TIMx_EGR
0x14
Reset value
TIMx_CCMR1
Output
Compare mode
Reset value
0x18
TIMx_CCMR1
Input Capture
mode
Reset value
TIMx_CCMR2
Output
Compare mode
Reset value
0x1C
TIMx_CCMR2
Input Capture
mode
Reset value
TIMx_CCER
0x20
Reset value

Table 173. TIM2 register map and reset values

TS
[4:3]
0
0
0
RM0461 Rev 5
ETPS
[1:0]
0 0 0 0 0 0
0
0
OC2M
[2:0]
0 0 0 0 0
IC2F[3:0]
0 0 0 0
OC4M
[2:0]
0 0 0 0 0
IC4F[3:0]
0 0 0 0
0 0 0
General-purpose timer (TIM2)
CKD CMS
[1:0] [1:0]
0 0 0 0 0 0 0
MMS[2:0]
0 0 0 0
ETF[3:0] TS[2:0]
0 0 0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0
0 0
CC2S OC1M
[1:0] [2:0]
0 0 0 0 0 0 0 0
IC2
CC2S
PSC IC1F[3:0]
[1:0]
[1:0]
0 0 0 0 0 0 0 0
CC4S OC3M
[1:0] [2:0]
0 0 0 0 0 0 0 0
IC4
CC4S
PSC IC3F[3:0]
[1:0]
[1:0]
0 0 0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0
0
SMS[2:0]
0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
CC1S
[1:0]
0 0 0 0
IC1
CC1S
PSC
[1:0]
[1:0]
0 0 0 0
CC3S
[1:0]
0 0 0 0
IC3
CC3S
PSC
[1:0]
[1:0]
0 0 0 0
0 0 0
787/1306
789