Sub-GHz radio (SUBGHZ)
4.10.22
Sub-GHz radio generic synchronization word control register 3
(SUBGHZ_GSYNCR3)
Address offset: 0x6C4
Reset value: 0x56
7
6
rw
rw
Bits 7:0 SYNCWORD[31:24] Fourth byte of generic packet synchronization word
4.10.23
Sub-GHz radio generic synchronization word control register 2
(SUBGHZ_GSYNCR2)
Address offset: 0x6C5
Reset value: 0x53
7
6
rw
rw
Bits 7:0 SYNCWORD[23:16]: Third byte of generic packet synchronization word
4.10.24
Sub-GHz radio generic synchronization word control register 1
(SUBGHZ_GSYNCR1)
Address offset: 0x6C6
Reset value: 0x65
7
6
rw
rw
Bits 7:0 SYNCWORD[15:8]: Second byte of generic packet synchronization word
4.10.25
Sub-GHz radio generic synchronization word control register 0
(SUBGHZ_GSYNCR0)
Address offset: 0x6C7
Reset value: 0x64
7
6
rw
rw
Bits 7:0 SYNCWORD[7:0]: First byte of generic packet synchronization word
168/1306
5
4
SYNCWORD[31:24]
rw
rw
5
4
SYNCWORD[23:16]
rw
rw
5
4
SYNCWORD[15:8]
rw
rw
5
4
SYNCWORD[7:0]
rw
rw
RM0461 Rev 5
3
2
rw
rw
3
2
rw
rw
3
2
rw
rw
3
2
rw
rw
RM0461
1
0
rw
rw
1
0
rw
rw
1
0
rw
rw
1
0
rw
rw
Need help?
Do you have a question about the STM32WLEx and is the answer not in the manual?