Sub-GHz radio (SUBGHZ)
4.10.37
Sub-GHz radio bandwidth select register (SUBGHZ_BWSELR)
Address offset: 0x807
Reset value: 0x00
7
6
Res
Res
Bits 7:5 Reserved, must be kept at reset value.
Bits 4:3 CHBWMANT[1:0]: Channel bandwidth mantissa
Bits 2:0 CHBWEXP[2:0]: Channel bandwidth exponent
4.10.38
Sub-GHz radio random number register 3 (SUBGHZ_RNGR3)
Address offset: 0x819
Reset value: 0x00
7
6
r
r
Bits 7:0 RNDATA[31:24]: Random number data bits [31:24]
4.10.39
Sub-GHz radio random number register 2 (SUBGHZ_RNGR2)
Address offset: 0x81A
Reset value: 0x00
7
6
r
r
Bits 7:0 RNDATA[23:16]: Random number data bits [23:16]
4.10.40
Sub-GHz radio random number register 1 (SUBGHZ_RNGR1)
Address offset: 0x81B
Reset value: 0x00
7
6
r
r
Bits 7:0 RNDATA[15:8]: Random number data bits [15:8]
172/1306
5
4
Res
CHBWMANT[1:0]
r
5
4
RNDATA[31:24]
r
r
5
4
RNDATA[23:16]
r
r
5
4
RNDATA[15:8]
r
r
RM0461 Rev 5
3
2
CHBWEXPO[2:0]
r
r
3
2
r
r
3
2
r
r
3
2
r
r
RM0461
1
0
r
r
1
0
r
r
1
0
r
r
1
0
r
r
Need help?
Do you have a question about the STM32WLEx and is the answer not in the manual?