Table of Contents
Advertisement
Section 15 A/D Converter
15.4.3
Input Sampling and A/D Conversion Time
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input at a time t
after the ADST bit is set to 1, then starts conversion. Figure 15.5 shows the A/D
D
conversion timing. Table 15.4 indicates the A/D conversion time.
As indicated in figure 15.5, the A/D conversion time includes t
length of t
varies depending on the timing of the write access to ADCSR. The total conversion
D
time therefore varies within the ranges indicated in table 15.4.
In scan mode, the values given in table 15.4 apply to the first conversion. In the second and
subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 states
when CKS = 1.
φ
Address bus
Write signal
Input sampling
timing
ADF
Legend:
(1):
ADCSR write cycle
(2):
ADCSR address
t :
Synchronization delay
D
t
:
Input sampling time
SPL
t
:
A/D conversion time
CONV
Rev. 3.00 Mar 21, 2006 page 534 of 814
REJ09B0302-0300
(1)
(2)
t
t
D
SPL
Figure 15.5 A/D Conversion Timing
and the input sampling time. The
D
t
CONV
Advertisement
Table of Contents
