Renesas F-ZTAT H8 Series Hardware Manual page 148

Hide thumbs Also See for F-ZTAT H8 Series:
Table of Contents

Advertisement

Section 6 Bus Controller
Chip select signals (CS
can be selected in ABWCR, ASTCR, WCER, and WCR as shown in table 6.3.
Table 6.3
Bus Specifications
ABWCR
ASTCR
ABWn
ASTn
0
0
1
1
0
1
Note: n = 7 to 0
Rev. 3.00 Mar 21, 2006 page 120 of 814
REJ09B0302-0300
to CS
) can be output for areas 7 to 0. The bus specifications for each area
7
0
WCER
WCR
WCEn
WMS1
WMS0
0
1
0
0
1
1
0
1
0
1
0
0
1
1
0
1
Bus Specifications
Bus
Access
Width
States
Wait Mode
16
2
Disabled
16
3
Pin wait mode 0
16
3
Programmable wait mode
16
3
Disabled
16
3
Pin wait mode 1
16
3
Pin auto-wait mode
8
2
Disabled
8
3
Pin wait mode 0
8
3
Programmable wait mode
8
3
Disabled
8
3
Pin wait mode 1
8
3
Pin auto-wait mode

Advertisement

Table of Contents
loading

Table of Contents