Renesas F-ZTAT H8 Series Hardware Manual page 777

Hide thumbs Also See for F-ZTAT H8 Series:
Table of Contents

Advertisement

SMR—Serial Mode Register
Bit
7
C/A/GM
Initial value
0
Read/Write
R/W
Stop bit length
0 One stop bit
1 Two stop bits
Parity mode
0 Even parity
1 Odd parity
Parity enable
0 Parity bit is not added or checked
1 Parity bit is added and checked
Character length
0 8-bit data
1 7-bit data
Communication mode
(when using a serial communication interface)
0 Asynchronous mode
1 Synchronous mode
GSM mode (when using a smart card interface)
0 Regular smart card interface operation
1 GSM mode smart card interface operation
6
5
CHR
PE
0
0
R/W
R/W
Multiprocessor mode
0 Multiprocessor function disabled
1 Multiprocessor format selected
Appendix B Internal I/O Register
H'B0
7
3
2
E
O/
STOP
MP
0
0
0
R/W
R/W
R/W
Clock select 1 and 0
Bit 1
CKS1
0
1
Rev. 3.00 Mar 21, 2006 page 749 of 814
SCI0
1
0
CKS1
CKS0
0
0
R/W
R/W
Bit 0
CKS0
Clock Source
φ clock
0
φ/4 clock
1
φ/16 clock
0
φ/64 clock
1
REJ09B0302-0300

Advertisement

Table of Contents
loading

Table of Contents