Section 11 Programmable Timing Pattern Controller; Overview; Features - Renesas F-ZTAT H8 Series Hardware Manual

Hide thumbs Also See for F-ZTAT H8 Series:
Table of Contents

Advertisement

Section 11 Programmable Timing Pattern Controller

11.1

Overview

The H8/3052BF has a built-in programmable timing pattern controller (TPC) that provides pulse
outputs by using the 16-bit integrated timer unit (ITU) as a time base. The TPC pulse outputs are
divided into 4-bit groups (group 3 to group 0) that can operate simultaneously and independently.
11.1.1

Features

TPC features are listed below.
• 16-bit output data
Maximum 16-bit data can be output. TPC output can be enabled on a bit-by-bit basis.
• Four output groups
Output trigger signals can be selected in 4-bit groups to provide up to four different 4-bit
outputs.
• Selectable output trigger signals
Output trigger signals can be selected for each group from the compare-match signals of four
ITU channels.
• Non-overlap mode
A non-overlap margin can be provided between pulse outputs.
• Can operate together with the DMA controller (DMAC)
The compare-match signals selected as trigger signals can activate the DMAC for sequential
output of data without CPU intervention.
Section 11 Programmable Timing Pattern Controller
Rev. 3.00 Mar 21, 2006 page 397 of 814
REJ09B0302-0300

Advertisement

Table of Contents
loading

Table of Contents