Renesas F-ZTAT H8 Series Hardware Manual page 405

Timing of Disabling of ITU Output by External Trigger: If the XTGD bit is cleared to 0 in
TOCR in reset-synchronized PWM mode or complementary PWM mode, when an input capture A
signal occurs in channel 1, the master enable bits are cleared to 0 in TOER, disabling ITU output.
Figure 10.55 shows the timing.
φ
TIOCA pin
1
Input capture
signal
TOER
ITU output
pins
Legend:
N: Arbitrary setting (H'C1 to H'FF)
Figure 10.55 Timing of Disabling of ITU Output by External Trigger (Example)
Timing of Output Inversion by TOCR: The output levels in reset-synchronized PWM mode and
complementary PWM mode can be inverted by inverting the output level select bits (OLS4 and
OLS3) in TOCR. Figure 10.56 shows the timing.
φ
Address bus
TOCR
ITU output pin
Figure 10.56 Timing of Inverting of ITU Output Level by Writing to TOCR (Example)
N H'C0
ITU output
ITU output
T
1
TOCR address
Section 10 16-Bit Integrated Timer Unit (ITU)
N
I/O port ITU output
Generic
ITU output
input/output
T T
2 3
Inverted
Rev. 3.00 Mar 21, 2006 page 377 of 814
H'C0
I/O port
Generic
input/output
REJ09B0302-0300