Table of Contents
Advertisement
Section 5 Interrupt Controller
Interrupt Source
ERI0
(receive error 0)
RXI0
(receive data full 0)
TXI0 (transmit data
empty 0)
TEI0
(transmit end 0)
ERI1
(receive error 1)
RXI1
(receive data full 1)
TXI1 (transmit data
empty 1)
TEI1
(transmit end 1)
ADI (A/D end)
Note: * Lower 16 bits of the address.
Rev. 3.00 Mar 21, 2006 page 96 of 814
REJ09B0302-0300
Vector
Origin
Number
SCI channel 0
52
53
54
55
SCI channel 1
56
57
58
59
A/D
60
Vector Address *
H'00D0 to H'00D3
H'00D4 to H'00D7
H'00D8 to H'00DB
H'00DC to H'00DF
H'00E0 to H'00E3
H'00E4 to H'00E7
H'00E8 to H'00EB
H'00EC to H'00EF
H'00F0 to H'00F3
IPR
Priority
IPRB3
High
↑
IPRB2
IPRB1
Low
Advertisement
Table of Contents
