Texas Instruments TMS320C6201 Reference Manual page 371

Tms320c6000 series peripherals

Hide thumbs Also See for TMS320C6201:

Table of Contents

11.5 Programmable Clock and Framing

Figure 11–37. Clock and Frame Generation

internal clock source

† 'C6201/C6202/C6701 uses CPU clock as the internal clock source to the sample rate generator.

'C6211/C6711 uses CPU/2 clock as the internal clock source to the sample rate generator.

The McBSP has several means of selecting clocking and framing for both the

receiver and transmitter. Clocking and framing can be sent to both portions by

the sample rate generator. Each portion can select external clocking and/or

framing independently. Figure 11–37 is a block diagram of the clock and frame

selection circuitry.

Clock selection

Multichannel Buffered Serial Ports

Programmable Clock and Framing

Frame selection

FSRM & GSYNC

Chapters

Table of Contents