Analog Devices ADSP-BF506F Hardware Reference Manual page 1276

Adsp-bf50x blackfin processor
Hide thumbs Also See for ADSP-BF506F:
Table of Contents

Advertisement

Index
debounce (CNT_DEBOUNCE) register,
13-18,
13-24
debounce enable (DEBE) bit,
DEB_TRAFFIC_COUNT field,
DEB_TRAFFIC_PERIOD field,
debugging
test point access,
25-8
DEC bit, 17-35,
17-45
deep sleep mode, 1-26,
delaycount (PPI_DELAY) register,
descriptor
array mode, DMA, 7-15,
chains, DMA,
7-27
list mode, DMA, 7-15, 7-69,
descriptor-based DMA,
descriptor queue,
7-58
management,
7-57
synchronization,
7-58
descriptor structures
DMA,
7-56
MDMA,
7-63
destination channels, memory DMA,
development tools,
1-28
DF bit, 8-4,
8-21
DFC[15:0] field, 17-54,
DFETCH bit, 7-14, 7-22,
dFlags word,
24-72
DFM[15:0] field,
17-50
DFRESET bit,
24-61
DI_EN bit, 7-14, 7-68,
DIL bit, 17-35,
17-45
direct code execution,
24-22
initial header, 24-21,
direct memory access. See DMA
disabling
PLL,
8-13
DI_SEL bit, 7-68,
7-70
DITFS (data-independent transmit frame
sync select) bit, 19-37, 19-48, 19-51,
19-62
I-12
13-19
7-91
7-91
8-10
20-32
7-69
7-70
7-14
7-7
17-56
7-74
7-70
24-23
ADSP-BF50x Blackfin Processor Hardware Reference
divisor latch high byte[15:8] field,
divisor latch low byte[7:0] field,
divisor reset, UART,
15-44
DLC[3:0] field,
17-58
DLEN[2:0] field, 20-25,
DMA,
7-1
to
7-103
1-D interrupt-driven,
1-D unsynchronized FIFO,
2-D, polled,
7-55
2-D array, example,
2-D interrupt-driven,
autobuffer mode, 7-11, 7-29,
bandwidth,
7-46
block count,
7-38
block diagram,
7-104
block done interrupt,
block transfers, 7-9,
buffer size, multichannel SPORT,
buses,
3-7
channel registers,
7-66
channels,
7-42
channels and control schemes,
channel-specific register names,
congestion,
7-46
connecting asynchronous FIFO,
continuous transfers using autobuffering,
7-54
continuous transition,
control command restrictions,
control commands, 7-32,
controllers,
1-8
data transfers,
7-2
descriptor array,
7-23
descriptor array mode, 7-15,
descriptor-based,
7-14
descriptor-based, initializing,
descriptor-based vs. register-based
transfers,
7-3
descriptor chains,
7-27
descriptor element offsets,
15-43
15-43
20-26
7-54
7-56
7-92
7-54
7-69
7-41
7-38
19-24
7-51
7-65
7-39
7-28
7-35
7-33
7-69
7-95
7-16

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-BF506F and is the answer not in the manual?

This manual is also suitable for:

Adsp-bf504Adsp-bf504f

Table of Contents