Read Modify Write Timing; Retry Timing (Write) - Renesas NU85E Preliminary User's Manual

VPA13 to VPA0
(Output)
VPDO15 to VPDO0
(Output)
VPDI15 to VPDI0
(Input)
VPWRITE (Output)
VPSTB (Output)
VPUBENZ (Output)
VPLOCK (Output)
VPRETR (Input) L
Remark The VPLOCK signal becomes active during a read operation.
VPA13 to VPA0
(Output)
VPDO15 to VPDO0
(Output)
VPWRITE (Output)
VPSTB (Output)
VPUBENZ (Output)
VPLOCK (Output)
VPRETR (Input)
VPDACT (Input)
Remark If the VPRETR and VPDACT signals are high level at the falling edge of the VPSTB signal, the
VPSTB signal becomes active, and the write operation is performed again.
128
CHAPTER 5 BBR
Figure 5-11. Read Modify Write Timing
Idle cycle
Read cycle
Address
Data
Figure 5-12. Retry Timing (Write)
Address
Data
Preliminary User's Manual A14874EJ3V0UM
Write cycle
Address
Data