Restore; Reti Instruction Processing Format - Renesas NU85E Preliminary User's Manual

32-bit microprocessor core
Table of Contents

Advertisement

8.4.2 Restore

Control is returned from software exception processing according to the RETI instruction.
When the RETI instruction is executed, the CPU performs the following processing and shifts control to the
restored PC address.
<1> Since the EP bit of the PSW is 1, fetch the restored PC and PSW from the EIPC and EIPSW.
<2> Shift control to the fetched restored PC address and PSW status.
Figure 8-13 shows the processing format of the RETI instruction.
Caution If the PSW.EP bit and PSW.NP bit are changed by the LDSR instruction during software
exception processing, then in order to restore the PC and PSW correctly when control is
returned according to the RETI instruction, the LDSR instruction must be used to return
PSW.EP to 1 immediately before executing the RETI instruction.
Remark The solid line indicates the CPU processing flow.
226
CHAPTER 8 INTC
Figure 8-13. RETI Instruction Processing Format
RETI instruction
1
PSW.EP
0
PSW.NP
0
← EIPC
PC
PSW ← EIPSW
Original processing restored
Preliminary User's Manual A14874EJ3V0UM
1
← FEPC
PC
PSW ← FEPSW

Advertisement

Table of Contents
loading

This manual is also suitable for:

Nu85ea

Table of Contents