Table of Contents
Advertisement
1.5 Function Blocks
1.5.1 Internal block diagram
DBI5 to DBI0
DBO14 to DBO0
DBB15 to DBB0
IFIROME
IFIMODE2
IFIMAEN
IFINSZ1, IFINSZ0
IFIWRTH
IFIUNCH1, IFIUNCH0
IFIROPR
IFIMODE3
IFIUSWE
IROMA19 to IROMA2
IROMZ31 to IROMZ0
IROMEN
IROMCS
IROMIA
IROMAE
IROMWT
IDDWRQ
IDEA27 to IDEA0
IDED31 to IDED0
IRAMA27 to IRAMA2
IRAMZ31 to IRAMZ0
IRAOZ31 to IRAOZ0
IRAMEN
IRAMWR3 to IRAMWR0
IRAMRWB
IRAMWT
IDMASTP
DMARQ3 to DMARQ0
DMTCO3 to DMTCO0
DMACTV3 to DMACTV0
DCNMI2 to DCNMI0
INT63 to INT0
EVCLRIP
EVINTAK
EVINTRQ
EVINTLV6 to EVINTLV0
SWSTOPRQ
HWSTOPRQ
DCSTOPZ
DCRESZ
22
CHAPTER 1 INTRODUCTION
RCU interface
IFIROB2
IFIRA16
IFIRA32
IFIRA64
Instruction queue
IFID256
Multiplier
(32
PHEVA
Program counter
IFIROBE
IFIRASE
Barrel
General-purpose
IFIRABE
shifter
registers
FCOMB
System
registers
V
F
B
IDDARQ
IDDRRQ
IDAACK
IDSEQ2
IDSEQ4
IDUNCH
IRRSA
IDRETR
IDES
IDDRDY
Data cache interface
IDRRDY
IDHUM
V
D
B
DMA control unit
(DMAC)
Interrupt control unit
(INTC)
CGREL
Standby control unit
(STBC)
STPRQ
STPAK
EVIREL
System controller
VBCLK
Preliminary User's Manual A14874EJ3V0UM
CPU
Instruction cache interface
×
→
32
64)
Bus arbiter
ALU
Test interface
control unit
(TIC)
Bus control unit
(BCU)
Bus bridge
(BBR)
NPB
IBDRRQ
IBEA25 to IBEA2
IBAACK
IBDRDY
IBDLE3 to IBDLE0
IBEDI31 to IBEDI0
IBBTFT
IIDRRQ
IIEA25 to IIEA2
IIAACK
IIDLEF
IIEDI31 to IIEDI0
IIBTFT
IIRCAN
BCUNCH
VAREQ
VAACK
VAPREQ
TBI39 to TBI0
TBO34 to TBO0
TEST
BUNRI
BUNRIOUT
PHTDO1, PHTDO0
TMODE1, TMODE0
TBREDZ
TESEN
PHTEST
VPTCLK
PHTDIN1, PHTDIN0
VPRESZ
VBDI31 to VBDI0
VBDO31 to VBDO0
VMA27 to VMA0
VMTTYP1, VMTTYP0
VMSTZ
VMBENZ3 to VMBENZ0
VMSIZE1, VMSIZE0
VMWRITE
VMLOCK
VMCTYP2 to VMCTYP0
VMSEQ2 to VMSEQ0
VMBSTR
VMWAIT
V
VMLAST
S
VMAHLD
B
VDSELPZ
VSA13 to VSA0
VSSTZ
VSBENZ1
VSWRITE
VSLOCK
VSWAIT
VSLAST
VSAHLD
VSSELPZ
VBDC
VBDV
VDCSZ7 to VDCSZ0
EVLKRT
EVASTB
EVDSTB
EVAD15 to EVAD0
EVIEN
EVOEN
VPA13 to VPA0
VPDI15 to VPDI0
VPDO15 to VPDO0
VPWRITE
VPSTB
VPLOCK
VPUBENZ
VPRETR
VPDACT
VPDV
Advertisement
Table of Contents
