ST STM32L4x6 Reference Manual page 1580

Table of Contents

Advertisement

USB on-the-go full-speed (OTG_FS)
Bit 4 ITTXFE: IN token received when Tx FIFO is empty
Bit 3 TOC: Timeout condition
Bit 2 Reserved, must be kept at reset value.
Bit 1 EPDISD: Endpoint disabled interrupt
Bit 0 XFRC: Transfer completed interrupt
43.15.47 OTG device endpoint-x interrupt register (OTG_DOEPINTx)
(x = 0..5 , where x = Endpoint_number)
Address offset: 0xB08 + (Endpoint_number × 0x20)
Reset value: 0x0000 0080
This register indicates the status of an endpoint with respect to USB- and AHB-related
events. It is shown in
Endpoints Interrupt bit of the OTG_GINTSTS register (OEPINT bit in OTG_GINTSTS) is
set. Before the application can read this register, it must first read the OTG_DAINT register
to get the exact endpoint number for the OTG_DOEPINTx register. The application must
clear the appropriate bit in this register to clear the corresponding bits in the OTG_DAINT
and OTG_GINTSTS registers.
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:7 Reserved, must be kept at reset value.
Bit 6 B2BSTUP: Back-to-back SETUP packets received
Bit 5 Reserved, must be kept at reset value.
1580/1693
Applies to non-periodic IN endpoints only.
Indicates that an IN token was received when the associated Tx FIFO (periodic/non-
periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was
received.
Applies only to Control IN endpoints.
Indicates that the core has detected a timeout condition on the USB for the last IN token on
this endpoint.
This bit indicates that the endpoint is disabled per the application's request.
This field indicates that the programmed transfer is complete on the AHB as well as on the
USB, for this endpoint.
Figure
501. The application must read this register when the OUT
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
Applies to control OUT endpoint only.
This bit indicates that the core has received more than three back-to-back SETUP packets
for this particular endpoint.
24
23
22
Res.
Res.
Res.
8
7
6
B2B
Res.
Res.
STUP
rc_w1/
rw
DocID024597 Rev 3
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
OTEP
Res.
STUP
Res.
DIS
rc_w1
rc_w1
RM0351
17
16
Res.
Res.
1
0
EP
XFRC
DISD
rc_w1
rc_w1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4x6 and is the answer not in the manual?

Table of Contents

Save PDF