Figure 515. B-Device Srp - ST STM32L4x6 Reference Manual

USB on-the-go full-speed (OTG_FS)
VBUS_VALID
B_VALID
DISCHRG_VBUS
SESS_END
DP
DM
CHRG_VBUS
1. VBUS_VALID = V
B_VALID = B-peripheral valid session to PHY
DISCHRG_VBUS = discharge signal to PHY
SESS_END = session end signal to PHY
CHRG_VBUS = charge V
DP = Data plus line
DM = Data minus line
1. To save power, the host suspends and turns off port power when the bus is idle.
The OTG_FS controller sets the early suspend bit in the Core interrupt register after 3
ms of bus idleness. Following this, the OTG_FS controller sets the USB suspend bit in
the Core interrupt register.
The OTG_FS controller informs the PHY to discharge V
2. The PHY indicates the session's end to the device. This is the initial condition for SRP.
The OTG_FS controller requires 2 ms of SE0 before initiating SRP.
For a USB 1.1 full-speed serial transceiver, the application must wait until V
discharges to 0.2 V after BSVLD (in OTG_GOTGCTL) is deasserted. This discharge
time can be obtained from the transceiver vendor and varies from one transceiver to
another.
3. The OTG_FS core informs the PHY to speed up V
4. The application initiates SRP by writing the session request bit in the OTG Control and
status register. The OTG_FS controller perform data-line pulsing followed by V
pulsing.
5. The host detects SRP from either the data-line or V
The PHY indicates V
6. The OTG_FS controller performs V
The host starts a new session by turning on V
OTG_FS controller interrupts the application by setting the session request success
1640/1693

Figure 515. B-device SRP

Suspend
1
2
3
4
Low
valid signal from PHY
BUS
signal to PHY
BUS
power-on to the device.
BUS
DocID024597 Rev 3
6
5
Data line pulsing
BUS
discharge.
BUS
pulsing, and turns on V
BUS
pulsing.
BUS
, indicating SRP success. The
BUS
RM0351
8
Connect
7
V pulsing
BUS
.
BUS
BUS
BUS
ai15682
.