Analog Devices SHARC ADSP-21368 Hardware Reference Manual page 872

Hide thumbs Also See for SHARC ADSP-21368:
Table of Contents

Advertisement

Index
interrupt mask (IMASK) control register,
B-18
interrupt vector, sharing,
interrupts, B-15, B-19,
(enable RX status interrupt) bit,
assigning priority for UART,
catastrophic,
4-65
conditions for generating interrupts in
SPORTs,
5-75
conditions, UART,
11-9
digital audio interface, 4-66,
digital peripheral interface,
I/O processor, using in the,
latch status for,
B-13
listed in registers,
B-1
non-maskable software (RSTI),
normal,
4-65
UARTLSIE (enable UART RX status
interrupt) bit,
11-9
INVFSx (active low frame sync select for
frame sync) bits,
13-12
IOP register set,
5-49
IRPTL (interrupt latch) register,
IRQ2-0 (hardware interrupt) pins,
IRQxI (hardware interrupt) bit, B-15,
B-16, B-19, B-20,
ISSS (input service select) bit,
J
jitter, clock,
14-33
JTAG interface pins,
14-12
L
LAFS (late transmit frame sync select) bit,
A-38
LAFS (SPORT late transmit frame sync
select) bit, 5-11, 5-14, 5-16, 5-20,
5-21, 5-40, 5-63, A-30,
I-16
5-72
B-24
A-123
11-11
7-22
4-67
2-6
A-6
B-13
14-8
B-24
A-58
A-38
ADSP-21368 SHARC Processor Hardware Reference
latching
high and low priority (DAI/DPI),
interrupt latch (IRPTL) register,
status for interrupts,
latchup,
14-32
latency
CAS, setting,
3-40
definition, CAS,
3-32
I/O processor registers,
in SPORT registers,
input synchronization,
instruction fetch, external memory,
setting CAS,
3-40
left-justified data (S/PDIF), 9-7,
left-justified data (SRC),
framing,
10-17
matched-phase mode,
setting,
10-14
left-justified sample pair mode (IDP),
data transfer, core,
7-18
data transfer, DMA,
DMA,
7-26
FIFO data packing,
setting,
7-5
timing,
7-7
left-justified sample pair mode (SPORTs),
5-10, 5-16,
5-17
control bits,
5-17
Tx/Rx on FS falling edge, 5-12,
Tx/Rx on FS rising edge, 5-12,
left-justified waveform (PWM),
LIRPTL (interrupt) registers, 6-34,
little endian (TWI controller),
loader kernel,
14-37
low active transmit frame sync (LFS, LTFS
and LTDV) bits, 5-63,
LRFS (SPORT logic level) bit,
LSBF (least significant bit first) bit, 5-62,
A-37
4-69
B-13
B-13
A-2
5-58
14-8
3-25
9-10
10-13
10-17
7-21
7-21
7-6
A-30
A-30
8-1
B-6
12-9
A-159
5-29

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SHARC ADSP-21368 and is the answer not in the manual?

Table of Contents