Analog Devices SHARC ADSP-21368 Hardware Reference Manual page 886

Hide thumbs Also See for SHARC ADSP-21368:
Table of Contents

Advertisement

Index
SPORT bits
frame sync both (FS_BOTH), 5-64,
A-39
frame sync required (FSR),
FS both enable (FS_BOTH),
internal clock select (ICLK), 5-62,
internal frame sync select (IFS), 5-63,
A-38
late frame sync (LAFS),
left-justified sample pair mode control,
5-17
loopback mode (SPL),
multichannel frame delay (MFD),
multichannel mode enable (MCEA),
A-42
number of multichannel slots (NCH),
A-42
operation mode (OPMODE),
packing enable (PACK),
receive underflow status (DERR_A,
ROVF_A or TUVF_A),
serial word endian select (LSBF), 5-62,
A-37
serial word length (SLEN), 5-17,
serial word length select (SLEN),
transmit underflow status (TUVF_A),
5-65,
A-40
word packing enable (packing 16-bit to
32-bit words) PACK,
SPORT modes
2
I
S, 5-10,
5-20
2
I
S (Tx/Rx on left channel first), 5-11,
5-12,
A-30
2
I
S (Tx/Rx on right channel first), 5-11,
5-12,
A-30
left-justified sample pair, 5-12, 5-16,
5-18, 5-19,
A-30
multichannel, 5-3,
5-25
multichannel, A and B channels, 5-12,
A-30
I-30
(continued)
A-38
A-39
A-37
A-38
A-42
A-42
5-17
A-37
A-40
5-62
A-37
5-62
ADSP-21368 SHARC Processor Hardware Reference
SPORT modes
operation mode (OPMODE) bit,
standard DSP, 5-11,
SPORTs
See also SPORT bits, modes, registers
128-channel TDM,
16-bit to 32-bit word packing enable
(PACK),
5-62
bidirectional functions,
buffer, DMA,
5-15
buffers, using,
5-7
clock (SCLKx) pins,
companding (compressing/expanding),
5-2
configuring frame sync signals,
configuring standard DSP serial mode,
5-13
connections,
5-6
control (SPCTLx) registers,
DAI pin routing,
5-5
data buffers,
5-4
data types,
5-46
debugging,
A-42
disabling the serial port(s),
DMA chaining,
5-81
DMA channels, 5-73,
enabling B channels,
2
enabling I
S mode (OPMODE), 5-17,
5-22
enabling master mode (MSTR),
enabling SPORT DMA (SDEN),
features,
5-2
finding currently selected channel,
frame sync rates, setting the internal
serial clock,
5-21
full-duplex operation,
I/O processor bus,
5-44
2
I
S control bits,
5-21
internal serial clock setting,
interrupts, 5-72,
5-75
(continued)
5-62
A-30
5-4
5-1
5-6
5-6
5-59
5-72
5-74
A-43
5-18
5-19
A-43
5-6
5-17

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SHARC ADSP-21368 and is the answer not in the manual?

Table of Contents