Analog Devices SHARC ADSP-21368 Hardware Reference Manual page 863

Hide thumbs Also See for SHARC ADSP-21368:
Table of Contents

Advertisement

data
packing and unpacking,
data buffers, in serial ports,
data bus (DATA) pins,
data direction control (SPTRAN) bit, 5-64,
A-39
data fetch, external port,
data memory breakpoint hit (STATDx)
bit,
A-181
data pin multiplexing,
data pins, function of,
data ready (DR) status flag (UART),
data status (DXS_A, DSX_B) bits,
data type,
5-46
formatting (multichannel),
formatting (non-multichannel),
select (DTYPE) bit, 5-61,
data words
in FIFO,
7-15
packing, 5-45,
14-42
single word transfers,
transferring, 2-49, 5-4, 5-17, 5-22, 5-31,
5-37,
6-33
UART,
11-4
data-independent frame sync,
(DIFS) mode,
5-41
dead time equation,
8-8
definition
burst type, SDRAM,
CAS latency, SDRAM,
CBR, SDRAM,
3-33
delay line DMA,
2-40
diagrams
uniprocessor system with multiple
SDRAM devices diagram, 3-46,
DIFS (data independent frame sync select)
bit,
A-38
digital audio interface. See DAI
DIVEN (PLL divider enable) bit, A-170,
A-172
ADSP-21368 SHARC Processor Hardware Reference
(continued)
5-45
5-4
3-20
3-25
A-8
14-7
11-5
5-66
5-46
5-46
A-37
5-81
5-41
3-32
3-32
3-47
division multiplexed (TDM) mode, time,
9-19
divisor
clock output,
13-3
reset, UART,
11-12
SPORT (DIVx) registers, 5-6,
divisor, UART, 11-11,
DIVx (divisor) registers, 5-6, 5-69,
DLAB (divisor latch access) bit, 11-6, 11-7,
A-119, A-122,
A-123
DMA
See also I/O processor, external port, SPI,
SPORTs
active chain TCB,
2-41
and UART,
2-44
chain insertion mode,
chain insertion, active chain,
chaining in SPI,
2-42
channel buffer registers, listed,
channel parameter registers,
channel priority,
2-19
complete interrupt,
2-8
configuring in the I/O processor,
control registers,
2-32
controller enhancements,
count registers,
A-73
data buffer registers,
delay line,
2-40
enable bits,
2-48
enabling,
2-48
error interrupts,
6-25
external port throughput,
IDP index registers,
IDP modify registers,
index registers, 2-29,
input data port enable (IDP_DMA_EN)
bit,
7-20
interrupt regeneration,
interrupt-driven,
2-8
latency,
2-13
Index
A-44
A-125
A-44
2-41
2-41
2-32
2-32
2-2
1-11
2-25
3-18
A-70
A-71
A-72
2-11
I-7

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SHARC ADSP-21368 and is the answer not in the manual?

Table of Contents