Fsi Write Data Registers Hh, Hl, Lh, And Ll; (Fsiwdrhh, Fsiwdrhl, Fsiwdrlh, And Fsiwdrll) - Renesas H8S/2100 Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

• FSIARL
Bit
Bit Name
7 to 0 bit 7 to bit 0 All 0
21.3.19 FSI Write Data Registers HH, HL, LH, and LL (FSIWDRHH, FSIWDRHL,
FSIWDRLH, and FSIWDRLL)
FSIWDR stores data to be written to the SPI flash memory. If the host address matches FSIHBAR
during LPC/FW memory write cycle, the FSIWDR value will be updated. FSIHBAR value is not
updated by command access.
• FSIWDRHH
Bit
Bit Name
7 to 0 bit 31 to
bit 24
• FSIWDRHL
Bit
Bit Name
7 to 0 bit 23 to
bit 16
R/W
Initial
Value
EC
Host Description
R
R/W
Initial
Value
EC
Host Description
All 0
R
R/W
Initial
Value
EC
Host Description
All 0
R
These bits store bits [7:0] of the SPI flash memory
address.
These bits store bits [31:24] of the SPI flash memory
write data
These bits store bits [23:16] of the SPI flash memory
write data.
Rev. 1.00 Apr. 28, 2008 Page 701 of 994
Section 21 FSI Interface
REJ09B0452-0100

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2117r seriesR4f2117r

Table of Contents