Tms Control Registers - Renesas M32R/ECU Series User Manual

Mitsubishi 32-bit risc single-chip microcomputers
Table of Contents

Advertisement

10

10.5.4 TMS Control Registers

The TMS control registers are used to select TMS0/1 input events and count clock sources, as well as control
count enable. Following two TMS control registers are included:
• TMS0 Control Register (TMS0CR)
• TMS1 Control Register (TMS1CR)
TMS0 Control Register (TMS0CR)
b0
1
2
TMS0SS0 TMS0SS1 TMS0SS2 TMS0SS3
0
0
0
b
Bit Name
0
TMS0SS0
TMS0 measure 0 source select bit
1
TMS0SS1
TMS0 measure 1 source select bit
2
TMS0SS2
TMS0 measure 2 source select bit
3
TMS0SS3
TMS0 measure 3 source select bit
4, 5
TMS0CKS
TMS0 clock source select bit
6
No function assigned. Fix to "0".
7
TMS0CEN
TMS0 count enable bit
TMS1 Control Register (TMS1CR)
b8
9
10
TMS1SS0 TMS1SS1 TMS1SS2 TMS1SS3
0
0
0
b
Bit Name
8
TMS1SS0
TMS1 measure 0 source select bit
9
TMS1SS1
TMS1 measure 1 source select bit
10
TMS1SS2
TMS1 measure 2 source select bit
11
TMS1SS3
TMS1 measure 3 source select bit
12
No function assigned. Fix to "0".
13
TMS1CKS
TMS1 clock source select bit
14
No function assigned. Fix to "0".
15
TMS1CEN
TMS1 count enable bit
3
4
5
6
TMS0CKS
TMS0CEN
0
0
0
0
11
12
13
14
TMS1CKS
TMS1CEN
0
0
0
0
10.5 TMS (Input-Related 16-Bit Timer)
b7
0
Function
0: External input TIN15
1: Input event bus 0
0: External input TIN14
1: Input event bus 1
0: External input TIN13
1: Input event bus 2
0: External input TIN12
1: Input event bus 3
00: External input TCLK3
01: Clock bus 0
10: Clock bus 1
11: Clock bus 3
0: Stop count
1: Start count
b15
0
Function
0: External input TIN19
1: Input event bus 0
0: External input TIN18
1: Input event bus 1
0: External input TIN17
1: Input event bus 2
0: External input TIN16
1: Input event bus 3
0: Clock bus 0
1: Clock bus 3
0: Stop count
1: Start count
10-129
MULTIJUNCTION TIMERS
<Address: H'0080 03CA>
<After reset: H'00>
<Address: H'0080 03CB>
<After reset: H'00>
32180 Group User's Manual (Rev.1.0)
R
W
R
W
R
W
R
W
R
W
R
W
0
0
R
W
R
W
R
W
R
W
R
W
R
W
0
0
R
W
0
0
R
W

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents