Renesas M32R/ECU Series User Manual page 799

Appendix 2
Appendix 2.1 32180 Instruction Processing Time
For microcomputers, the number of instruction execution cycles in the E stage (Note 1) normally represents their
instruction processing time. However, depending on pipeline operation, other stages may affect the instruction
processing time. Especially when a branch instruction is executed, the processing time in each of the IF (Instruc-
tion Fetch), D (Decode) and E (Execution) stages of the next instruction must be taken into account.
The tables below show the instruction processing time in each pipelined stage of the 32180.
Note 1: Two E stages, E1 and EM, are used for the FPU instructions.
Table 2.1.1 Instruction Processing Time in Each Pipelined Stage (Other Than FPU Instructions)
Instruction
Load instructions (LD, LDB, LDUB, LDH, LDUH, LOCK)
Store instructions (ST, STB, STH, UNLOCK)
BSET and BCLR instructions
Multiply instructions (MUL)
Divide/remainder instructions (DIV, DIVU, REM, REMU) R(Note 1)
Other instructions(including DSP function instructions
BTST, SETPSW and CLRPSW)
Note 1: See the calculation methods for R and W described in the next page.
Note 2: Of the store instructions, only those that have register indirect + register update addressing modes require one cycle
in the WB stage (but not more than that).
Table 2.1.2 Instruction Processing Time in Each Pipelined Stage (FPU Instructions)
Instruction
FMADD and FMSUB instructions
FDIV instruction
Other FPU instructions
Note 1: See the calculation methods for R and W described in the next page.
INSTRUCTION PROCESSING TIME
Appendix 2.1 32180 Instruction Processing Time
Number of Execution Cycles in Each Stage
IF D
R(Note 1) 1
R(Note 1) 1
R(Note 1) 1
R(Note 1) 1
1
R(Note 1) 1
Number of Execution Cycles in Each Stage
IF D E1
R(Note 1) 1 –
R(Note 1) 1 14
R(Note 1) 1 1
Appendix 2-2
E MEM1 MEM2
1 R(Note 1) 1
1 W(Note 1) 1
R(Note 1) W(Note 1) 1
+3
3 – –
37 – –
1 – –
EM EA E2
1 1 1
– – 1
– – 1
32180 Group User's Manual (Rev. 1.0)
WB
1
(1)(Note 2)
–
1
1
1
WB
1
1
1