Renesas M32R/ECU Series User Manual page 67

Mitsubishi 32-bit risc single-chip microcomputers
Table of Contents

Advertisement

3
SFR Area Register Map (9/27)
Address
b0
H'0080 03FC
H'0080 03FE
H'0080 0400
DMA0–4 Interrupt Request Status Register
|
H'0080 0408
DMA5–9 Interrupt Request Status Register
|
H'0080 0410
DMA0 Channel Control Register 0
H'0080 0412
H'0080 0414
H'0080 0416
H'0080 0418
DMA5 Channel Control Register 0
H'0080 041A
H'0080 041C
H'0080 041E
H'0080 0420
DMA1 Channel Control Register 0
H'0080 0422
H'0080 0424
H'0080 0426
H'0080 0428
DMA6 Channel Control Register 0
H'0080 042A
H'0080 042C
H'0080 042E
H'0080 0430
DMA2 Channel Control Register 0
H'0080 0432
H'0080 0434
H'0080 0436
H'0080 0438
DMA7 Channel Control Register 0
H'0080 043A
H'0080 043C
H'0080 043E
H'0080 0440
DMA3 Channel Control Register 0
H'0080 0442
H'0080 0444
H'0080 0446
H'0080 0448
DMA8 Channel Control Register 0
+0 address
TML0 Measure 0 Register
(TML0MR0)
(DM04ITST)
(Use inhibited area)
(DM59ITST)
(Use inhibited area)
(DM0CNT0)
DMA0 Source Address Register
(DM0SA)
DMA0 Destination Address Register
(DM0DA)
DMA0 Transfer Count Register
(DM0TCT)
(DM5CNT0)
DMA5 Source Address Register
(DM5SA)
DMA5 Destination Address Register
(DM5DA)
DMA5 Transfer Count Register
(DM5TCT)
(DM1CNT0)
DMA1 Source Address Register
(DM1SA)
DMA1 Destination Address Register
(DM1DA)
DMA1 Transfer Count Register
(DM1TCT)
(DM6CNT0)
DMA6 Source Address Register
(DM6SA)
DMA6 Destination Address Register
(DM6DA)
DMA6 Transfer Count Register
(DM6TCT)
(DM2CNT0)
DMA2 Source Address Register
(DM2SA)
DMA2 Destination Address Register
(DM2DA)
DMA2 Transfer Count Register
(DM2TCT)
(DM7CNT0)
DMA7 Source Address Register
(DM7SA)
DMA7 Destination Address Register
(DM7DA)
DMA7 Transfer Count Register
(DM7TCT)
(DM3CNT0)
DMA3 Source Address Register
(DM3SA)
DMA3 Destination Address Register
(DM3DA)
DMA3 Transfer Count Register
(DM3TCT)
(DM8CNT0)
3-16
3.4 Internal RAM and SFR Areas
+1 address
b7 b8
(Upper)
(Lower)
DMA0–4 Interrupt Request Mask Register
(DM04ITMK)
DMA5–9 Interrupt Request Mask Register
(DM59ITMK)
DMA0 Channel Control Register 1
(DM0CNT1)
DMA5 Channel Control Register 1
(DM5CNT1)
DMA1 Channel Control Register 1
(DM1CNT1)
DMA6 Channel Control Register 1
(DM6CNT1)
DMA2 Channel Control Register 1
(DM2CNT1)
DMA7 Channel Control Register 1
(DM7CNT1)
DMA3 Channel Control Register 1
(DM3CNT1)
DMA8 Channel Control Register 1
(DM8CNT1)
32180 Group User's Manual (Rev.1.0)
ADDRESS SPACE
See pages
b15
10-135
9-24
9-25
9-24
9-25
9-6
9-19
9-20
9-21
9-11
9-19
9-20
9-21
9-7
9-19
9-20
9-21
9-12
9-19
9-20
9-21
9-8
9-19
9-20
9-21
9-13
9-19
9-20
9-21
9-9
9-19
9-20
9-21
9-14

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents