Renesas M32R/ECU Series User Manual page 767

Mitsubishi 32-bit risc single-chip microcomputers
Table of Contents

Advertisement

21
Read and write timing (continued from the preceding page)
Symbol
td(BLWL-D)
Data Output Delay Time after Write
td(BHWL-D)
(byte write mode)
tv(BLWH-D)
Data Output Valid Time after Write
tv(BHWH-D)
(byte write mode)
tpxz(BLWH-DZ)
Data Output Disable Time after Write
tpxz(BHWH-DZ) (byte write mode)
td(A-WRL)
Address Delay Time before Write
(byte enable mode)
td(CS-WRL)
Chip Select Delay Time before Write
(byte enable mode)
tv(WRH-A)
Address Valid Time after Write
(byte enable mode)
tv(WRH-CS)
Chip Select Valid Time after Write
(byte enable mode)
td(BLE-WRL)
Byte Enable Delay Time before Write
td(BHE-WRL)
(byte enable mode)
tv(WRH-BLE)
Byte Enable Valid Time after Write
tv(WRH-BHE)
(byte enable mode)
td(WRL-D)
Data Output Delay Time after Write
(byte enable mode)
tv(WRH-D)
Data Output Valid Time after Write
(byte enable mode)
tpxz(WRH-DZ)
Data Output Disable Time after Write
(byte enable mode)
tw(RDH)
Read High Pulse Width
(5) Bus arbitration
Symbol
td(BCLKL-HACKL)
HACK# Delay Time after BCLK
tv(BCLKL-HACKL)
HACK# Valid Time after BCLK
Parameter
With zero wait state: -7
With 1 or more wait states:
tc(BCLK)×( +R)-13
(
(
With zero wait state: -5
With 1 or more wait states:
tc(BCLK)×( +R)-5
With zero wait state: -5
With 1 or more wait states:
tc(BCLK)×( +R)-5
(
With zero wait state: -5
With 1 or more wait states:
tc(BCLK)×( +R)-5
With zero wait state: -7
With 1 or more wait states:
tc(BCLK)×( +R)-13
(
Parameter
ELECTRICAL CHARACTERISTICS
21.7 A.C. Characteristics (when VCCE = 5 V)
Rated Value
MIN
With zero wait state: 5
With 1 or more wait states:
15-(
1
2
With zero wait state: 5
With 1 or more wait states:
tc(BCLK)×( +R)+5
tc(BCLK)
)×(1+S)-15
2
tc(BCLK)
)×(1+S)-15
2
1
2
1
2
tc(BCLK)
)×(1+S)-15
2
1
2
With zero wait state: 7
With 1 or more wait states:
15-(
1
2
With zero wait state: 5
With 1 or more wait states:
tc(BCLK)×( +R)+5
tc(BCLK)
)×(1+S)-5
2
Rated Value
MIN
-11
21-26
Unit See Figs.
MAX
ns
tc(BCLK)
)×S
2
ns
ns
1
2
ns
ns
ns
ns
ns
ns
ns
tc(BCLK)
)×S
2
ns
ns
1
2
ns
Unit
MAX
29
ns
ns
32180 Group User's Manual (Rev.1.0)
21.7.8
21.7.9
21.7.10
[52]
[53]
[54]
[69]
[70]
[71]
[72]
[73]
[74]
[75]
[76]
[77]
[55]
See Fig.
21.7.11
[37]
[38]

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents