About Successive Reception - Renesas M32R/ECU Series User Manual

Mitsubishi 32-bit risc single-chip microcomputers
Table of Contents

Advertisement

12

12.4.4 About Successive Reception

If the following conditions are met when data reception has finished, data may be received successively.
• The receive enable bit is set to "1".
• Transmit conditions are met.
• No overrun error has occurred.
Set the SIO Receive Control Register
Figure 12.4.2 Receive Operation during CSIO Mode (Hardware Processing)
CSIO receive operation
starts
Receive conditions
met?
Y
Receive data
Overrun error ?
N
reception finished bit to "1"
Store the received data
in the receive buffer register
End of CSIO receive
operation
12.4 Receive Operation in CSIO Mode
N
Y
Set the SIO Receive Control Register
overrun error and receive error sum bits to "1"
12-35
Serial I/O
32180 Group User's Manual (Rev.1.0)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents