Renesas M32R/ECU Series User Manual page 438

10
Counter
Reload 0 register
Reload 1 register
Interrupt request
due to underflow
Note 1: DMA transfer request also is generated with the same timing.
Note: • This diagram does not show detailed timing information.
Figure 10.8.19 Typical Operation in Single-shot PWM Output Mode (Reload 0 Register: H'FFFF)
Enabled
(by writing to the enable bit
or by external input)
Count clock
Enable bit
H'FFFF
Undefined
value
H'E000
H'0000
H'FFFF
H'E000
F/F output
Data inverted by enable
(Note 1)
Timing at which startup requests to other timers are generated
10.8 TOU (Output-Related 24-Bit Timer)
Because the reload 0 register = H'FFFF,
a superficial underflow is generated,
causing the counter to be loaded with
the content of the reload 1 register
Superficial
underflow
Underflow
Count down from
the reload 1
register set value
Data inverted by underflow
10-195
MULTIJUNCTION TIMERS
32180 Group User's Manual (Rev.1.0)