Tms Related Register Map - Renesas M32R/ECU Series User Manual

10
<Count clock-dependent delay>
• Because the timer operates synchronously with the count clock, there is a count clock-dependent delay
from when the timer is enabled till when it actually starts operating.
BCLK
Count clock
Enable
Figure 10.5.2 Count Clock-Dependent Delay

10.5.3 TMS Related Register Map

Shown below is a TMS related register map.
TMS Related Register Map
Address
b0
H'0080 03C0
H'0080 03C2
H'0080 03C4
H'0080 03C6
H'0080 03C8
H'0080 03CA
|
H'0080 03D0
H'0080 03D2
H'0080 03D4
H'0080 03D6
H'0080 03D8
Write to the enable bit
Count clock period
Count clock-dependent
+0 address
TMS0 Measure 3 Register
TMS0 Measure 2 Register
TMS0 Measure 1 Register
TMS0 Measure 0 Register
TMS0 Control Register
(TMS0CR)
(Use inhibited area)
TMS1 Measure 3 Register
TMS1 Measure 2 Register
TMS1 Measure 1 Register
TMS1 Measure 0 Register
MULTIJUNCTION TIMERS
10.5 TMS (Input-Related 16-Bit Timer)
delay
b7 b8
TMS0 Counter
(TMS0CT)
(TMS0MR3)
(TMS0MR2)
(TMS0MR1)
(TMS0MR0)
TMS1 Control Register
TMS1 Counter
(TMS1CT)
(TMS1MR3)
(TMS1MR2)
(TMS1MR1)
(TMS1MR0)
10-128
+1 address
b15
(TMS1CR)
32180 Group User's Manual (Rev.1.0)
See pages
10-130
10-130
10-130
10-130
10-130
10-129
10-130
10-130
10-130
10-130
10-130