Hide thumbs Also See for STM32F405:
Table of Contents

Advertisement

General-purpose I/Os (GPIO)
8.4.3
GPIO port output speed register (GPIOx_OSPEEDR)
(x = A..I/J/K)
Address offset: 0x08
Reset values:
0x0C00 0000 for port A
0x0000 00C0 for port B
0x0000 0000 for other ports
31
30
29
OSPEEDR15
OSPEEDR14
[1:0]
[1:0]
rw
rw
rw
15
14
13
OSPEEDR7[1:0] OSPEEDR6[1:0] OSPEEDR5[1:0] OSPEEDR4[1:0]
rw
rw
rw
Bits 2y:2y+1 OSPEEDRy[1:0]: Port x configuration bits (y = 0..15)
8.4.4
GPIO port pull-up/pull-down register (GPIOx_PUPDR)
(x = A..I/J/K)
Address offset: 0x0C
Reset values:
0x6400 0000 for port A
0x0000 0100 for port B
0x0000 0000 for other ports
31
30
29
28
PUPDR15[1:0]
PUPDR14[1:0]
rw
rw
rw
rw
15
14
13
12
PUPDR7[1:0]
PUPDR6[1:0]
rw
rw
rw
rw
282/1749
28
27
26
25
OSPEEDR13
OSPEEDR12
[1:0]
rw
rw
rw
rw
12
11
10
9
rw
rw
rw
rw
These bits are written by software to configure the I/O output speed.
00: Low speed
01: Medium speed
10: High speed
11: Very high speed
Note: Refer to the product datasheets for the values of OSPEEDRy bits versus V
range and external load.
27
26
25
PUPDR13[1:0]
PUPDR12[1:0]
rw
rw
rw
11
10
9
PUPDR5[1:0]
PUPDR4[1:0]
rw
rw
rw
24
23
22
OSPEEDR11
[1:0]
[1:0]
rw
rw
rw
8
7
6
OSPEEDR3[1:0]
rw
rw
rw
24
23
22
PUPDR11[1:0]
rw
rw
rw
8
7
6
PUPDR3[1:0]
rw
rw
rw
RM0090 Rev 18
21
20
19
OSPEEDR10
OSPEEDR9
[1:0]
[1:0]
rw
rw
rw
5
4
3
OSPEEDR1
OSPEEDR2[1:0]
[1:0]
rw
rw
rw
21
20
19
18
PUPDR10[1:0]
PUPDR9[1:0]
rw
rw
rw
rw
5
4
3
2
PUPDR2[1:0]
PUPDR1[1:0]
rw
rw
rw
rw
RM0090
18
17
16
OSPEEDR8
[1:0]
rw
rw
rw
2
1
0
OSPEEDR0
1:0]
rw
rw
rw
DD
17
16
PUPDR8[1:0]
rw
rw
1
0
PUPDR0[1:0]
rw
rw

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF