Inter-integrated circuit (I2C) interface
Differences between SMBus and I
The following table describes the differences between SMBus and I
Max. speed 100 kHz
Min. clock speed 10 kHz
35 ms clock low timeout
Logic levels are fixed
Different address types (reserved, dynamic etc.)
Different bus protocols (quick command, process
call etc.)
SMBus application usage
With System Management Bus, a device can provide manufacturer information, tell the
system what its model/part number is, save its state for a suspend event, report different
types of errors, accept control parameters, and return its status. SMBus provides a control
bus for system and power management related tasks.
Device identification
Any device that exists on the System Management Bus as a slave has a unique address
called the Slave Address. For the list of reserved slave addresses, refer to the SMBus
specification version. 2.0 (http://smbus.org/).
Bus protocols
The SMBus specification supports up to nine bus protocols. For more details of these
protocols and SMBus address types, refer to SMBus specification version. 2.0. These
protocols should be implemented by the user software.
Address resolution protocol (ARP)
SMBus slave address conflicts can be resolved by dynamically assigning a new unique
address to each slave device. The Address Resolution Protocol (ARP) has the following
attributes:
•
Address assignment uses the standard SMBus physical layer arbitration mechanism
•
Assigned addresses remain constant while device power is applied; address retention
through device power loss is also allowed
•
No additional SMBus packet overhead is incurred after address assignment. (i.e.
subsequent accesses to assigned slave addresses have the same overhead as
accesses to fixed address devices.)
•
Any SMBus master can enumerate the bus
Unique device identifier (UDID)
In order to provide a mechanism to isolate each device for the purpose of address
assignment, each device must implement a unique device identifier (UDID).
854/1749
2
Table 123. SMBus vs. I
SMBus
RM0090 Rev 18
C
2
C
Max. speed 400 kHz
No minimum clock speed
No timeout
Logic levels are V
7-bit, 10-bit and general call slave address types
No bus protocols
RM0090
2
C.
2
I
C
dependent
DD
Need help?
Do you have a question about the STM32F405 and is the answer not in the manual?
Questions and answers