Figure 194. Capture/Compare Channel 1 Main Circuit; Figure 195. Output Stage Of Capture/Compare Channel (Channel 1) - ST STM32F405 Reference Manual

Hide thumbs Also See for STM32F405:

Table of Contents

read_in_progress

The capture/compare block is made of one preload register and one shadow register. Write

and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the

preload register.

In compare mode, the content of the preload register is copied into the shadow register

which is compared to the counter.

Input capture mode

In Input capture mode, the Capture/Compare Registers (TIMx_CCRx) are used to latch the

value of the counter after a transition detected by the corresponding ICx signal. When a

capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or

a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was

already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be

Figure 194. Capture/compare channel 1 main circuit

MCU-peripheral interface

Capture/compare preload register

capture_transfer

Capture /compare shadow register

RM0090 Rev 18

General-purpose timers (TIM9 to TIM14)

write_in_progress

compare_transfer

To the master

mode controller

CC1E TIMx_CCER

Table of Contents

Do you have a question about the STM32F405 and is the answer not in the manual?