Stop Mode (Stm32F42Xxx And Stm32F43Xxx) - ST STM32F405 Reference Manual

RM0090
Table 27. Stop mode entry and exit (for STM32F405xx/07xx and STM32F415xx/17xx)
Stop mode
Mode exit
Wakeup latency
5.3.5

Stop mode (STM32F42xxx and STM32F43xxx)

The Stop mode is based on the Cortex
peripheral clock gating. The voltage regulator can be configured either in normal or low-
power mode. In Stop mode, all clocks in the 1.2 V domain are stopped, the PLLs, the HSI
and the HSE RC oscillators are disabled. Internal SRAM and register contents are
preserved.
In Stop mode, the power consumption can be further reduced by using additional settings in
the PWR_CR register. However this will induce an additional startup delay when waking up
from Stop mode (see
If WFI or Return from ISR was used for entry:
Any EXTI lines configured in Interrupt mode (the corresponding EXTI
Interrupt vector must be enabled in the NVIC). The interrupt source can
be external interrupts or peripherals with wakeup capability. Refer to
Table 61: Vector table for STM32F405xx/07xx and STM32F415xx/17xx
on page 372 and Table 62: Vector table for STM32F42xxx and
STM32F43xxx.
If WFE was used for entry and SEVONPEND = 0
Any EXTI lines configured in event mode. Refer to
Wakeup event management on page
If WFE was used for entry and SEVONPEND = 1:
– Any EXTI lines configured in Interrupt mode (even if the corresponding
EXTI Interrupt vector is disabled in the NVIC). The interrupt source can
be an external interrupt or a peripheral with wakeup capability. Refer to
Table 61: Vector table for STM32F405xx/07xx and STM32F415xx/17xx
on page 372 and Table 62: Vector table for STM32F42xxx and
STM32F43xxx.
– Wakeup event: refer to
page 380.
Table 26: Stop operating modes (STM32F405xx/07xx and
STM32F415xx/17xx)
®
-M4 with FPU deepsleep mode combined with
Table 28).
RM0090 Rev 18
Power controller (PWR)
Description
380.
Section 12.2.3: Wakeup event management on
Section 12.2.3:
133/1749
149