Flash Interface Register Map; Table 19. Flash Register Map And Reset Values (Stm32F405Xx/07Xx And Stm32F415Xx/17Xx); Table 20. Flash Register Map And Reset Values (Stm32F42Xxx And Stm32F43Xxx) - ST STM32F405 Reference Manual

RM0090
3.9.12

Flash interface register map

Offset Register
FLASH_ACR
0x00
Reset value
FLASH_
KEYR
0x04
Reset value 0
FLASH_OPT
KEYR
0x08
Reset value 0
FLASH_SR
0x0C
Reset value
FLASH_CR
0x10
Reset value 1
FLASH_
OPTCR
0x14
Reset value

Table 20. Flash register map and reset values (STM32F42xxx and STM32F43xxx)

Offset Register
FLASH_ACR
0x00
Reset value
FLASH_KEYR
0x04
Reset value
FLASH_
OPTKEYR
0x08
Reset value
FLASH_SR
0x0C
Reset value
Table 19. Flash register map and reset values
(STM32F405xx/07xx and STM32F415xx/17xx)
Reserved
KEY[31:16]
0 0 0 0 0 0 0 0
OPTKEYR[31:16]
0 0 0 0 0 0 0 0
Reserved
Reserved
0
nWRP[11:0]
Reserved
1 1 1 1 1
Reserved
KEY[31:16]
0 0 0 0 0 0 0 0 0
OPTKEYR[31:16]
0 0 0 0 0 0 0 0 0
Reserved
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0
Reserved
0
1 1 1 1 1 1 1 1 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0
RM0090 Rev 18
Embedded Flash memory interface
Reserved
0 0 0 0 0
KEY[15:0]
0 0 0 0 0 0 0 0
OPTKEYR[15:0]
0 0 0 0 0 0 0 0
Reserved
0 0
SNB[3:0]
Reserved
0 0 0
RDP[7:0]
1 0 1 0 1 0 1 1
Reserved
0 0 0 0 0
KEY[15:0]
0 0 0 0 0 0 0
OPTKEYR[15:0]
0 0 0 0 0 0 0
Reserved
0 0 0
LATENCY
[2:0]
0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0
0 0 0 0 0
1 1 1 0 1
LATENCY[3:0]
0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0
111/1749
112