ST STM32F405 Reference Manual page 402

Analog-to-digital converter (ADC)
ADCx_IN0
ADCx_IN1
ADCx_IN15
EXTI_11
EXTI_15
1. Although external triggers are present on ADC2 and ADC3 they are not shown in this diagram.
2. In the Dual ADC mode, the ADC3 slave part is not present.
3. In Triple ADC mode, the ADC common data register (ADC_CDR) contains the ADC1, ADC2 and ADC3's
regular converted data. All 32 register bits are used according to a selected storage order.
In Dual ADC mode, the ADC common data register (ADC_CDR) contains both the ADC1 and ADC2's
regular converted data. All 32 register bits are used.
402/1749
Figure 51. Multi ADC block diagram
GPIO
Ports
Temp. sensor
V
REFINT
V
BAT
Start trigger mux
(regular group)
Start trigger mux
(injected group)
RM0090 Rev 18
Regular data register
(12 bits)
(16 bits)
Injected data registers
Regular
channels
Injected
channels
Regular data register
(12 bits)
(16 bits)
Regular
channels
Injected
channels
internal triggers
Common regular data register
(32 bits)
Dual/Triple
mode control
Regular data register
(16 bits)
Regular
channels
Injected
channels
ADC1 (Master)
RM0090
(1)
(4 x 16 bits)
(2)
ADC3 (Slave)
Injected data registers
(4 x 16 bits)
ADC2 (Slave)
(3)
Common part
Injected data registers
(4 x 16 bits)
ai16053