Table 56. Clut Data Order In Memory - ST STM32F405 Reference Manual

Hide thumbs Also See for STM32F405:
Table of Contents

Advertisement

RM0090
0
1
The way the CLUT data are organized in the system memory is specified in
data order in
CLUT Color Mode
ARGB8888
RGB888
11.3.6
DMA2D blender
The DMA2D blender blends the source pixels by pair to compute the resulting pixel.
The blending is performed according to the following equation:
No configuration register is required by the blender. The blender usage depends on the
DMA2D operating mode defined in MODE[1:0] field of the DMA2D_CR register.
11.3.7
DMA2D output PFC
The output PFC performs the pixel format conversion from 32 bits to the output format
defined in the CM[2:0] field of the DMA2D output pixel format converter configuration
register (DMA2D_OPFCCR).
The supported output formats are given in
Table 55. Supported CLUT color mode
CCM
memory.

Table 56. CLUT data order in memory

@ + 3
A
[7:0]
0
B
[7:0]
1
G
[7:0]
2
R
[7:0]
3
with α
α
OUT
C
FG
C
=
OUT
RM0090 Rev 18
Chrom-Art Accelerator™ controller (DMA2D)
@ + 2
R
[7:0]
0
R
[7:0]
0
B
[7:0]
2
G
[7:0]
3
α
. α
FG
BG
=
Mult
255
= α
+ α
- α
FG
BG
Mult
+ C
- C
FG
BG
BG
BG
α
OUT
Division is rounded to the nearest lower integer
Table 57: Supported color mode in output
CLUT color mode
32-bit ARGB8888
24-bit RGB888
Table 56: CLUT
@ + 1
@ + 0
G
[7:0]
B
[7:0]
0
0
G
[7:0]
B
[7:0]
0
0
R
[7:0]
G
[7:0]
1
1
B
[7:0]
R
[7:0]
3
2
Mult
with C = R or G or B
345/1749
370

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF